This paper discusses a number of significant items for analog design in current and future CMOS processes and a possible way to maintain performance.
A fundamental relation between SNR and required power consumption, including distortion and voltage headroom ∆V (eq.1) shows that the power consumption rises with lowered supply voltage [1] .
(1) However, at constant supply voltage the minimum power consumption decreases with newer CMOS generations. Lower V T 's result in lower ∆V while increased f T -s result in greater linearity (directly or via feedback) and hence in lower α [1] . The simulation results for a typical buffer circuit in Fig. 7 .2.1 illustrate these two. Clearly the constant V DD trend is preferable.
Also second order effects in transistors change with CMOS generations and biasing conditions. E.g. the output impedance of transistors (impacting low-frequency gain-per-stage and harmonic drain-current content) depends on technology and voltage headroom. If, however, the quiescent V DS and the voltage swing are proportionally decreased with the nominal supply voltage, the harmonic content increases markedly with newer process generations. At the circuit level this is compensated for by e.g using (regulated) cascodes that have headroom limitations with decreasing supply voltages.
Gate leakage current [2] , dependent on V GS and gate size, is a relatively new constraint in CMOS design. The impact of gate leakage on an MOS transistor follows from its input impedance, consisting of the input capacitance and the "tunnel resistance". These have opposite area dependencies; consequently, an area independent f gate is introduced:
For signal frequencies higher than f gate the input impedance is capacitive; below f gate it is resistive. Figure 7 .2.3 shows f gate as derived from measurement results, and, using (2), shows the fit for three technologies. Due to gate-leakage, MOS capacitances cannot be applied for certain low-frequency applications like PLL loop filters and hold circuits. Other effects of gate-leakage include input bias currents, gate-leakage-mismatch and shotnoise [3] .
Although from a fundamental point-of-view mismatch does not require any power consumption, it is a major challenge to practical implementation. Gate-leakage spread is an extra spreadsource and places an upper bound on the area to be used on decreasing mismatch. Initial measurements on gate-current matching indicate that, excluding defect-like outliers, it is proportional to the gate-current level with a proportionality constant σ Igs /Igs=X ig ≅3%, and decreases with the square of gate area.
Incorporating the area-dependency of gate-leakage and noting that the V T -spread factor A vt saturates at thin oxides around 2-3mVµm [4] .
Here gate-leakage mismatch is a significant effect, requiring active mismatch cancellation techniques.
Summarizing: transistors get better with newer technology. Only operation at nominal (digital-dictated) supply voltages degrades analog performance and gate-currents yield new limitations. Operating analog circuits outside nominal supply rails solves the low-supply drawback of newer technologies. However care need be taken with respect to lifetime issues of hot-carrier degradation due to high lateral electrical fields and gate-oxide degradation due to high oxide-voltages. Both effects are minimized by a suitable limitation of terminal-pair voltages.
For circuits operating at "high" supply voltages then a number of robust "high voltage tolerant" transistors are used. [5] . These "HV-transistors" enable direct re-use of most older designs with supply voltages corresponding to the original design. The simplest way is to use the thick oxide transistor (Fig. 7.2.4c ) that is comparable to the 2-generations-ago standard transistor. However, in order to benefit from technology scaling, the use of smaller devices, as in Fig. 7 .2.4a and 7.2.4b, is preferable to Fig. 7 .2.4c. Transistors for which matching, 1/f noise or output impedance is critical may be realized with the compound structures in Fig. 7 .2.4a and b. The disadvantage of these structures is that a suitable cascode voltage must be provided and be present during powering-up. This is realized using internal cascode-voltage generators at the cost of circuit complexity. If only a small part of a system is critical, one may choose to generate high-voltage on-chip using charge pumps. 
